Cadence IUS 8.2 LICENSE

Cadence IUS is the Incisive Unified Simulator which is used in classes such as ECE130 and CSSE232. This software allows you to perform behavioral simulation on Verilog and VHDL code.
This program is a front-end to some of the other tools in this directory. Its job is to compile, elaborate, and launch the simulation. Most people who have used this immediately hate it, due to the fact that you have go through a process of clicks involving buttons with paper airplanes and paperclips. If you just want to use something you're familiar with, this is for you. Otherwise, using the following tools on the commandline often proves to be much easier.

IUS was upgraded to 8.2 (IUS contains ncverilog) in the fall2008 version of Cadence

No comments: